

**NEW UTILITY PATENT APPLICATION
TRANSMITTAL***(Only for new nonprovisional applications under 37 C.F.R. 1.53(b))*Docket No.
I9000.0045/P045Total pages in this
submission
54**TO THE ASSISTANT COMMISSIONER FOR PATENTS****Box Patent Application
Washington, D.C. 20231**

Transmitted herewith for filing under 35 U.S.C. 111(a) and 37 C.F.R. 1.53(b) is a new utility patent application for an invention entitled:

APPARATUS FOR AND METHOD OF IMPLEMENTING TIME-INTERLEAVED ARCHITECTURE

and invented by:

Lin Wu and William C. Black

IF A CONTINUATION APPLICATION, check appropriate box and supply requisite information:☐

Continuation

☐

Divisional

☐

Continuation-in-part (CIP) of prior application No.:

Enclosed are:

Application Elements

1. ☒ Filing fee as calculated and transmitted as described below
2. ☒ Specification having 25 pages(s) and including the following:
 - a. ☒ Descriptive title of the invention
 - b. ☐ Cross references to related applications *(if applicable)*
 - c. ☐ Statement regarding Federally-sponsored research/development *(if applicable)*
 - d. ☐ Reference to microfiche appendix *(if applicable)*
 - e. ☒ Background of the invention
 - f. ☒ Brief summary of the invention
 - g. ☒ Brief description of the drawings *(if drawings filed)*
 - h. ☒ Detailed description
 - i. ☒ Claims as classified below
 - j. ☒ Abstract of the disclosure

Application Elements (continued)

3. ☒ Drawing(s) (when necessary as prescribed by 35 U.S.C. 113)
☒ Formal ☐ Informal Number of sheets: 6
4. ☒ Oath or Declaration
 a. ☒ Newly executed (original or copy) ☐ Unexecuted
 b. ☐ Copy from a prior application (37 C.F.R. 1.63(d) (for continuation/divisional applications only)
 c. ☒ With Power of Attorney ☐ Without Power of Attorney
5. ☐ Incorporation by reference (usable if Box 4b is checked)
 The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.
6. ☐ Computer program in microfiche
7. ☐ Genetic sequence submission (if applicable, all must be included)
 a. ☐ Paper copy
 b. ☐ Computer readable copy
 c. ☐ Statement verifying identical paper and computer readable copies

Accompanying Application

8. ☒ Assignment papers (*cover sheet & document(s)*)
9. ☐ 37 C.F.R. 3.73(b) statement (*when there is an assignee*)
10. ☐ English translation document (*if applicable*)
11. ☐ Information Disclosure Statement/PTO-1449 ☐ Copies of IDS citations
12. ☐ Preliminary Amendment
13. ☒ Acknowledgment postcard
14. ☐ Certified copy of priority document(s) (*if foreign priority is claimed*)
15. ☐ Certificate of Mailing
- ☐ First Class ☐ Express Mail (Label No.: _____)
16. ☒ Small Entity statement(s) -- # submitted 1 (*if Small Entity status claimed*)

Accompanying Application (continued)

17. ☐ Additional enclosures (please identify below):

--

Fee Calculation and Transmittal

The filing fee for this utility patent application is calculated and transmitted as follows:

☐ Large Entity

x Small Entity

CLAIMS AS FILED					
For	# Filed	# Allowed	# Extra	Rate	Fee
Total Claims	30	- 20 =	10	x \$9.00	\$90.00
Independent Claims	5	- 3 =	2	x \$39.00	\$78.00
Multiple Dependent Claims (check if applicable) <input type="checkbox"/>					
Other Fees (specify purpose): Recordation Form Cover Sheet					\$40.00
BASIC FEE					\$345.00
TOTAL FILING FEE					\$553.00

☒ A check in the amount of \$553.00 to cover the total filing fee is enclosed.

☒ The Commissioner is hereby authorized to charge and Deposit Account No. 4 - 1073 as described below. A duplicate copy of this sheet is enclosed.

☐ Charge the amount of _____ as filing fee.

☒ Credit any overpayment.

☒ Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17.

☐ Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance, pursuant to 37 C.F.R. 1.31(b).

Z. G. Lin

Eric Oliver

Attorney Reg. No.: 35,307

Dickstein Shapiro Morin & Oshinsky LLP

2101 L Street NW

Washington, DC 20037-1526

(202) 785-9700

Dated: September 7, 2000

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

STATEMENT CLAIMING SMALL ENTITY STATUS (37 C.F.R. 1.9(f) AND 1.27(d))—NONPROFIT ORGANIZATION	Docket Number (Optional) 19000.0045/P045
---	---

Applicant/Patentee or Identifier: Iowa State University Research Foundation, Inc.

Application or Patent No.: Not Yet Assigned

Filed or issued: _____

Title: APPARATUS FOR AND METHOD OF IMPLEMENTING TIME-INTERLEAVED ARCHITECTURE

I hereby state that I am an official empowered to act on behalf of the nonprofit organization identified below:

NAME OF NONPROFIT ORGANIZATION Iowa State University Research Foundation, Inc.

ADDRESS OF NONPROFIT ORGANIZATION 310 Lab of Mechanics
Ames, Iowa 50011-2131

TYPE OF NONPROFIT ORGANIZATION:

UNIVERSITY OR OTHER INSTITUTION OF HIGHER EDUCATION

TAX EXEMPT UNDER INTERNAL REVENUE SERVICE CODE (26 U.S.C. 501(a) and 501(c)(3))

☒ NONPROFIT SCIENTIFIC OR EDUCATIONAL UNDER STATUTE OF STATE OF THE UNITED STATES OF AMERICA

(NAME OF STATE Iowa)

(CITATION OF STATUTE Chapter 504A, Code of Iowa)

WOULD QUALIFY AS TAX EXEMPT UNDER INTERNAL REVENUE SERVICE CODE (26 U.S.C. 501(a) and 501(c)(3)) IF LOCATED IN THE UNITED STATES OF AMERICA

WOULD QUALIFY AS TAX EXEMPT UNDER INTERNAL REVENUE SERVICE CODE (26 U.S.C. 501(a) and 501(c)(3))

(NAME OF STATE _____)

(CITATION OF STATUTE _____)

I hereby state that the nonprofit organization identified above qualifies as a nonprofit organization as defined in 37 C.F.R. 1.9(e) for purposes of paying reduced fees to the United States Patent and Trademark Office regarding the invention described in:

☒ the specification filed herewith with title as listed above.

the application identified above.

the patent identified above.

I hereby state that rights under contract or law have been conveyed to and remain with the nonprofit organization regarding the above identified invention. If the rights held by the nonprofit organization are not exclusive, each individual, concern or organization having rights in the invention must file separate statements as to their status as small entities and that no rights to the invention are held by any person, other than the inventor, who would not qualify as an independent inventor under 37 C.F.R. 1.9(c) if that person made the invention, or by any concern which would not qualify as a small business concern under 37 C.F.R. 1.9(d) or a nonprofit organization under 37 C.F.R. 1.9(e).

Each person, concern, or organization having any rights in the invention is listed below:

☒ no such person, concern, or organization exists.

each such person, concern, or organization is listed below.

I acknowledge the duty to file, in this application or patent, notification of any change in status resulting in loss of entitlement to small entity status prior to paying, or at the time of paying, the earliest of the issue fee or any maintenance fee due after the date on which status as a small entity is no longer appropriate.) 37 C.F.R. 1.28(b)

NAME OF PERSON SIGNING Kenneth Kirkland, Ph.D

TITLE IN ORGANIZATION OF PERSON SIGNING Executive Director

ADDRESS OF PERSON SIGNING 310 Lab of Mechanics
Ames, Iowa 50011-2131

SIGNATURE K Kirkland DATE 8/2/00

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR U.S. LETTERS PATENT

Title:

APPARATUS FOR AND METHOD OF IMPLEMENTING
TIME-INTERLEAVED ARCHITECTURE

Inventors:

Lin WU
William C. BLACK

Dickstein Shapiro Morin & Oshinsky LLP
2101 L Street, N.W.
Washington, D.C. 20037
(202) 785-9700

09656763-090700

APPARATUS FOR AND METHOD OF IMPLEMENTING
TIME-INTERLEAVED ARCHITECTUREBACKGROUND

5 Time interleaved (or multi-channel) architecture is commonly used in semiconductor or other devices to provide parallelism in circuit design. As circuit speed, resolution and complexity are ever increasing, the demands on circuit design are immense. Time interleaved architecture assists in meeting these demands by providing
10 a mechanism for relaxing the criteria without foregoing circuit performance. As shown in Fig. 8(a), for example, the time-interleaved architecture is typically composed of a plurality of parallel channel devices 82a, 82b, . . . 82m generating a plurality of channel output signals which are ultimately combined as a single output using a device such as multiplexer 84.

15 Many advantages arise from the use of such a time-interleaved architecture. For example, in a circuit design requiring a final speed of F_s , utilizing a time-interleaved architecture, a series of m channels (e.g., channels 1, 2, . . . m , as in Fig. 8(a)) can be used. Where each channel is designed to perform the required functions in parallel, the individual channels need only be designed to perform at the less demanding speed of
20 F_s/m . The circuit design on each individual channel therefore is relaxed and more manageable.

To successfully implement any time-interleaved architecture, a precise delay multi-phase clock generator is required. As shown in Fig. 8(a), a plurality of sample and hold devices 80a, 80b, . . . 80m must sample the input signals at precise intervals to
25 provide the correct input signal samples to the plurality of channel devices 82a, 82b, . . .

82m. The multi-phase clock signals $\phi_1, \phi_2, \dots \phi_m$ must therefore be precise in the time intervals between clock phases. Ideally, the delay between any adjacent phases should be exactly the same, i.e., $\phi_1, \phi_2, \dots \phi_m$ uniformly distributed within one clock period m/F_s , $\Delta t_{d1} = \Delta t_{d2} = \dots = \Delta t_{dm} = 1/F_s$, as shown in Fig. 8(b).

5 In real-world applications, however, random variations of the sampling signals is unavoidable. The instability of every individual clock phase itself makes precise sampling difficult. The instability is often caused by noise sources (commonly known as “jitter”) on the device itself (e.g., integrated circuit or “chip”). Jitter raises the noise floor, thus, reducing signal-to-noise ratio (SNR). Variations in the sampling signals
10 may also be attributed to mismatches in the device, the channel, or both. Such mismatches may introduce tones into the operation, thereby reducing spurious-free dynamic range (SFDR). Such random variations in the sampling signals is often critical to the effectiveness of the time-interleaved architecture.

15 SUMMARY

In accordance with a preferred embodiment, a time-interleaved (or multi-phase) architecture is provided having individual control of a plurality of output signals or phases. The time-interleaved architecture may be implemented using a first set of
20 delay cells such as those in a ring oscillator or a delay line device receiving overall control of its output signals by a global control signal. The global control signal may be issued by a phase-locked loop, delay-locked loop, or other like structure. A second set of delay cells is provided to further delay the output signals produced by the first set of delay cells. The second set of delay cells are controlled by individual control signals

uniquely calibrated in accordance with a preferred embodiment of the invention to provide uniform (or substantially) uniform time spacing between output signals.

BRIEF DESCRIPTION OF THE DRAWINGS

5

Many advantages, features, and applications of the invention will be apparent from the following detailed description of preferred embodiments of the invention, which is provided in connection with the accompanying drawings, in which:

Fig. 1 is a block diagram illustrating a time-interleaved architecture implemented with a ring oscillator in accordance with a preferred embodiment of the invention;

Fig. 2 is a block diagram illustrating a time-interleaved architecture implemented with a delay line in accordance with a preferred embodiment of the invention;

Fig. 3 is a block diagram illustrating a time-interleaved architecture implemented with a phase-locked loop (PLL) in accordance with a preferred embodiment of the invention;

Fig. 4 is a block diagram illustrating a time-interleaved architecture implemented with a delay-locked loop (DLL) in accordance with a preferred embodiment of the invention;

Fig. 5 is a timing diagram illustrating a calibration method in accordance with a preferred embodiment of the invention;

Fig. 6 is a block diagram illustrating calibration loops in accordance with a preferred embodiment of the invention;

Fig. 7 is a timing diagram for a delay line architecture addressed in accordance with a preferred embodiment of the invention;

5 Fig. 8(a) is a block diagram illustrating a known time-interleaved architecture; and

Fig. 8(b) is the ideal timing diagram for the known time-interleaved architecture illustrated in Fig. 8(a).

10

DETAILED DESCRIPTION

15

Preferred embodiments in application of the invention will now be described with reference to Figures 1-7. Other embodiments may be realized and structural or logical changes may be made to the disclosed embodiments without departing from the spirit or scope of the invention. Although the embodiments are particularly described as applied to a time-interleaved (or multi-channel) architecture in the form of a multi-phase clock, it should be readily apparent that the invention may be embodied in any device or system having the same or similar problems.

20

In accordance with a preferred embodiment of the invention, a first set of delay cells 12a, 12b, . . . 12n are provided to produce a series of output signals, as shown in Figure 1. In this illustrated embodiment, the first set of delay cells 12a, 12b, . . . 12n are presented in a series or cascade format and embodied in a ring oscillator 10,

which is part of a time-interleaved architecture such as a multi-phase clock generator. Other configurations, implementations and applications of the invention, however, should be readily apparent to those skilled in the art. A global control signal (control voltage V_{ctrl}) is commonly connected to the control inputs of each of the first set of delay cells 12a, 12b, . . . 12n in a manner well known in the art. Typically, such a global control signal is output from a feedback control loop (e.g., phase-locked loop (PLL), or other equivalent circuit) (not shown in Fig. 1) so as to control the general timing of output signals produced by delay cells 12a, 12b, . . . 12n in a manner well known in the art.

As illustrated, the output signals produced by delay cells 12a, 12b, . . . 12n are received by a second set of delay cells 14a, 14b, . . . 14n, 15a, 15b, . . . 15n. The second set of delay cells may take any known form, and are typically the same structures used in the first set of delay cells 12a, 12b, . . . 12n. Like the first set of delay cells, the second set of delay cells 14a, 14b, . . . 14n, 15a, 15b, . . . 15n generate delayed output signals in response to the signals received at their inputs. Unlike the first set of delay cells, however, the second set of delay cells do not utilize a global control signal to control the timing of their delayed outputs. Instead, the second set of delay cells 14a, 14b, . . . 14n, 15a, 15b, . . . 15n receive as inputs a series of individual control signals V_{ctrl1} , V_{ctrli} , . . . V_{ctrlj} , V_{ctrlk} , V_{ctrll} , . . . V_{ctrlm} that provide the ability to individually control each delay cell 14a, 14b, . . . 14n, 15a, 15b, . . . 15n independently of the other. The individual control signals preferably provide a mechanism for compensating for any delay mismatch in the time-interleaved architecture so as to provide uniform (or at least substantially uniform) time intervals between output

phases, as well as providing a mechanism for individually controlling the output phases for any purpose desired, including non-identical pulse widths or other individual output phase control.

In the illustrated embodiment, the series of individual control signals adjust the time intervals of (or time spacing between) respective output signals issued by ring oscillator 10 without affecting any global loop control provided by global control signal Vctrl. Indeed, in this illustrated embodiment, one channel 18a of the time-interleaved architecture is directly aligned with global control signal Vctrl by tapping the global control signal Vctrl as the input control signal for its second series delay cell 14a, as shown in Fig. 1.

For the illustrated embodiment, a channel output signal $\phi_1, \phi_2, \dots, \phi_j, \phi_k, \phi_l, \dots, \phi_m$ is provided for each channel (e.g., only one channel 18a is specifically illustrated) by a respective output buffer 16a, 16b, \dots 16n, 17a, 17b, \dots 17n. Output buffers may be useful in a variety of applications such as, for example, where the output signal is a clock phase needed to drive internal circuitry of an (on-chip) integrated electronic system.

Fig. 2 illustrates a preferred embodiment of the invention employing a first set of delay cells 22a, 22b, \dots 22n in the form of delay line 20. The structure (and operation) of this embodiment is substantially similar to that described above with respect to Fig. 1. A second set of delay cells 24a, 24b, \dots 24n, 25a, 25b, \dots 25n receive output signals produced by the first set of delay cells 22a, 22b, \dots 22n to, in

turn, produce delayed output signals to be relayed to output buffers 26a, 26b, . . . 26n, 27a, 27b, . . . 27n. A series of individual control signals V_{ctrl1} , V_{ctrli} , . . . V_{ctrlj} , V_{ctrlk} , V_{ctrll} , . . . V_{ctrlm} is provided for the individual control of delay cells 24a, 24b, . . . 24n, 25a, 25b, . . . 25n, respectively. This series of individual control signals uniquely offers fine adjustment control for each one of the second set of delay cells in addition to the overall control provided by global control signal V_{ctrl} .

Preferably, at least one individual control signal (e.g., V_{ctrl1}) is aligned with global control signal V_{ctrl} , as shown in Fig. 2. Unlike the initial delay cell 12a in the first set of delay cells 12a, 12b, . . . 12n making up the ring oscillator 10 in Fig. 1, the initial delay cell 22a of the second set of delay cells 22a, 22b, . . . 22n making up delay line 20 in Fig. 2 does not receive as its input a feedback signal from a downstream delay cell. Instead, the initial delay cell 22a receives as its input an external reference clock signal in this illustrated embodiment. Channel output signals ϕ_1 , ϕ_i , . . . ϕ_j , ϕ_k , ϕ_l , . . . ϕ_m are provided for each channel (e.g., only one channel 28a is specifically illustrated) by respective output buffers 26a, 26b, . . . 26n, 27a, 27b, . . . 27n.

The time-interleaved architectures depicted in Figs. 1 and 2 can easily be applied to a variety of applications. A phase-locked loop (PLL)-based multi-phase clock generator system may be formed, for example, with the addition of loop filter 30, charge pump 32, and phase detector 34, as shown in Fig. 3. Phase detector 34 receives both an external reference clock signal and one (e.g., ϕ_1) of the plurality of channel output signals ϕ_1 , ϕ_2 , ϕ_3 , ϕ_4 , ϕ_5 , ϕ_6 , ϕ_7 , ϕ_8 provided by a respective one (e.g., 16a) of the plurality of output buffers 16a, 16b, 16c, 16d, 17a, 17b, 17c, 17d. Phase

detector 34 outputs a directional control signal based on a comparison of output phases of the reference clock signal and one (e.g., $\phi 1$) of the channel output signals so as to align the channel output signal with the reference clock signal. Charge pump 32 converts the directional control signal generated by phase detector 34 into an output
5 current. Loop filter 30 provides a filtered main output control voltage in the form of global control signal Vctrl, which corresponds to the output current provided by charge pump 32.

The global control signal Vctrl is input to each of the first set of delay cells 12a, 12b, 12c, 12d to provide overall control of the delay cells. Output signals from
10 the first set of delay cells are input to a second set of delay cells 14a, 14b, 14c, 14d, 15a, 15b, 15c, 15d. The second set of delay cells produces delayed output signals based on individual control signals Vctrl1, Vctrl2, Vctrl3, Vctrl4, Vctrl5, Vctrl6, Vctrl7, Vctrl8 input to the second set of delay cells. Because individual control signal Vctrl1 is tied to the output (Vctrl) of loop filter 30, individual control signal Vctrl1 can be made to be
15 aligned with the external reference clock. Delayed output signals from the second set of delay cells 14a, 14b, 14c, 14d, 15a, 15b, 15c, 15d are provided to output buffers 16a, 16b, 16c, 16d, 17a, 17b, 17c, 17d, which, in turn, generate the plurality of channel output signals $\phi 1$, $\phi 2$, $\phi 3$, $\phi 4$, $\phi 5$, $\phi 6$, $\phi 7$, $\phi 8$.

A similar implementation of the time-interleaved architecture of Fig. 2 is
20 made by adding loop filter 40, charge pump 42, and phase detector 44 to form a delay-locked loop (DLL)-based multi-phase clock generator system, as shown in Fig. 4. As with the system of Fig. 3, phase detector 44, charge pump 42, and loop filter 40 in this

exemplary system cooperate to produce global control signal V_{ctrl} based on a comparison of an external reference clock and one of the channel output signals ϕ_1 , ϕ_2 , ϕ_3 , ϕ_4 , ϕ_5 , ϕ_6 , ϕ_7 , ϕ_8 generated by output buffers 26a, 26b, 26c, 26d, 27a, 27b, 27c, 27d. The use of first set of delay cells 22a, 22b, 22c, 22d and second set of delay cells 24a, 24b, 24c, 24d, 25a, 25b, 25c, 25d in conjunction with individual control signals V_{ctrl1} , V_{ctrl2} , V_{ctrl3} , V_{ctrl4} , V_{ctrl5} , V_{ctrl6} , V_{ctrl7} , V_{ctrl8} produces a series of delayed output signals for use in generating channel output signals ϕ_1 , ϕ_2 , ϕ_3 , ϕ_4 , ϕ_5 , ϕ_6 , ϕ_7 , ϕ_8 by output buffers 26a, 26b, 26c, 26d, 27a, 27b, 27c, 27d, in the manner described in detail above.

As should be readily apparent, a number of different mechanisms can be employed to generate the individual control signals V_{ctrl1} , V_{ctrli} , . . . V_{ctrlj} , V_{ctrlk} , V_{ctrl} , . . . V_{ctrlm} used in the time-interleaved architectures described herein. In accordance with a preferred embodiment of the invention, calibration loops are provided to produce the individual control signals, as will be described in detail below in connection with an exemplary 8 channel (ϕ_1 , ϕ_2 , ϕ_3 , ϕ_4 , ϕ_5 , ϕ_6 , ϕ_7 , ϕ_8) architecture. In the calibration loops, one phase (e.g., ϕ_1) is aligned to the external reference clock used to provide global feedback control (e.g., using PLL, DLL, etc.) of the time-interleaved architecture. Accordingly, one of the individual control signals (e.g., V_{ctrl1}) can be taken as the same control signal (e.g., V_{ctrl}) generated by the global feedback loop. The remaining individual control signals V_{ctrl2} , V_{ctrl3} , V_{ctrl4} , V_{ctrl5} , V_{ctrl6} , V_{ctrl7} , V_{ctrl8} are generated in a bi-sected manner, in accordance with this exemplary embodiment described in detail below.

As shown in Fig. 5, the different channel output phases $\phi_1, \phi_2, \phi_3, \phi_4, \phi_5, \phi_6, \phi_7, \phi_8$ are spaced in time relative to each other, as represented by time intervals $\Delta t_{d_{x-y}}$ (representing the time between phase ϕ_x and ϕ_y). By comparing the individual time intervals $\Delta t_{d_{x-y}}$ between phases (or channel outputs) $\phi_1, \phi_2, \phi_3, \phi_4, \phi_5, \phi_6, \phi_7, \phi_8$ the appropriate individual control signals Vctrl2, Vctrl3, Vctrl4, Vctrl5, Vctrl6, Vctrl7, Vctrl8 can be generated. For illustration purposes, the different individual control signals can be divided into different reference levels as they relate to their respective controlled channel outputs (or phases):

Reference level 5: $\phi_1 \phi_2 \phi_3 \phi_4 \phi_5 \phi_6 \phi_7 \phi_8$

Reference level 4: $\phi_1 \phi_3 \phi_5 \phi_7$

Reference level 3: $\phi_1 \phi_5$

Reference level 2: ϕ_1

Reference level 1: external reference clock

For example, the first reference level is taken as the external reference clock signal. Once ϕ_1 is in lock with the reference clock, phase ϕ_1 operates as the second level of reference. For the third reference level, to generate individual control signal Vctrl5 associated with adjustment of phase ϕ_5 , a comparison is made of the time interval ($\Delta t_{d_{1-5}}$) between ϕ_1 and ϕ_5 and the time interval ($\Delta t_{d_{5-1+}}$) between ϕ_5 and the subsequent ϕ_1 (represented by " ϕ_{1+} " in Fig. 5). For the fourth reference level, to generate individual control signal Vctrl3 associated with adjustment of phase ϕ_3 , a comparison is made of the time interval ($\Delta t_{d_{1-3}}$) between ϕ_1 and ϕ_3 and the time

interval ($\Delta t_{d_{3-5}}$) between ϕ_3 and ϕ_5 . Also, as part of the fourth reference level, a comparison is made of the time interval ($\Delta t_{d_{5-7}}$) between ϕ_3 and ϕ_5 and the time interval ($\Delta t_{d_{7-1+}}$) between ϕ_7 and subsequent phase ϕ_1 to generate Vctrl7. The remaining individual control signals can be generated in like fashion for the fifth

5 reference level: comparing $\Delta t_{d_{1-2}}$ and $\Delta t_{d_{2-3}}$ to generate Vctrl2; comparing $\Delta t_{d_{3-4}}$ and $\Delta t_{d_{4-5}}$ to generate Vctrl4; comparing $\Delta t_{d_{5-6}}$ and $\Delta t_{d_{6-7}}$ to generate Vctrl6; and comparing $\Delta t_{d_{7-8}}$ and $\Delta t_{d_{8-1+}}$ to generate Vctrl8.

Utilizing these calibration loops, stability can be achieved at each level, without affecting the results of a previous level, with each calibration loop in lock.

10 Preferably, these calibration loops are performed simultaneously using a variety of known mechanisms for performing the functionality described above. A series of delay comparators and charge pumps can be used, for example, to generate the individual control signals Vctrlx. As shown in Fig. 6, delay comparator 60a compares phases ϕ_1 , ϕ_5 , and ϕ_{1+} , and accordingly, generates a comparison signal(s) for input to charge

15 pump 60b. Charge pump 60b converts the comparison signal(s) into a form used in the time-interleaved architecture as individual voltage control signal Vctrl5. Similarly, delay comparators 61a, 62a, 63a, 64a, 65a, 66a and charge pumps 61b, 62b, 63b, 64b, 65b, 66b are used to generate individual voltage control signals Vctrl3, Vctrl7, Vctrl2, Vctrl4, Vctrl6, and Vctrl8, respectively. To generate these individual control signals,

20 comparison is made of phases ϕ_1 , ϕ_3 , ϕ_5 by delay comparator 61a; ϕ_5 , ϕ_7 , ϕ_{1+} by delay comparator 62a; ϕ_1 , ϕ_2 , ϕ_3 by delay comparator 63a; ϕ_3 , ϕ_4 , ϕ_5 by delay comparator 64a; ϕ_5 , ϕ_6 , ϕ_7 by delay comparator 65a; and ϕ_7 , ϕ_8 , ϕ_{1+} by delay comparator 66a, as shown in Fig. 6.

In accordance with a preferred embodiment, delay line 20 used in the DLL-based multi-phase clock generator system illustrated in Fig. 4 includes delay cells 22b, 22c, 22d that receive as their inputs channel output signals ϕ_2 , ϕ_3 , ϕ_4 , ϕ_6 , ϕ_7 , ϕ_8 directly from output buffers 26a, 26b, 26c, 27a, 27b, 27c. The multi-phase clock generator system shown in Fig. 4 can be used without this modification, i.e., with the delay cells 22b, 22c, 22d receiving delayed signals from previous delay cells, but will likely experience a delay offset in the distribution of phases ϕ_1 , ϕ_2 , ϕ_3 , ϕ_4 , ϕ_6 , ϕ_7 , ϕ_8 , as demonstrated in Fig. 7.

While preferred embodiments of the invention have been described and illustrated, it should be apparent that many modifications (e.g., structural, logical, etc.) to the embodiments and implementations of the invention can be made without departing from the spirit or scope of the invention. For example, while the exemplary embodiments disclosed herein depict the use of output buffers (e.g., output buffers 16a, 16b, . . . 16n, Fig. 1), the invention can easily be implemented without the use of output buffers. The invention may be embodied in time-interleaved (or other) architecture both on a single device (e.g., integrated circuit), or in conjunction with one or more additional devices, for real-time or non-real-time operation.

The embodiments illustrated above referred to the use of the same (or substantially the same) delay cells (e.g., 12a, 12b, . . . 12n, 14a, 14b, . . . 14n, 15a, 15b, . . . 15n) shown in Fig. 1, for example. It is likely, however, that any number or combination of different delay cells can be used in implementing the invention. Although the second set of delay cells (e.g., 14a, 14b, . . . 14n, 15a, 15b, . . . 15n)

depicted in the exemplary embodiments described herein associate two second set delay cells (e.g., 14a, 15a) to every one first set delay cell (e.g., 12a), it should be apparent that any number (e.g., 0, 1, 2, 3, . . . N) of second set delay cells may be associated with each one of the first set of delay cells (e.g., 12a, 12b, . . . 12n).

5 The references to signaling parameters such as voltage control signals Vctrl, Vctrl1, . . . Vctrlm, etc. (Fig. 1) or output current from charge pump 32 are for illustrative purposes only. Any known signaling parameters may be utilized in implementing the invention. While the series of individual control signals Vctrl1, Vctrli, . . . Vctrlj, Vctrlk, Vctrl, . . . Vctrlm are shown as useful in fine adjustment
10 control in addition to a global control signal used by a device such as ring oscillator 10, it should be apparent that the series of individual control signals may also be used in lieu of the global control signal.

 As used herein, the term “uniform time spacing” refers to the spacing between output signals themselves, as well as the spacing between transitions of one or
15 another signal, or any other portion of the output signals. In practice, the output pulses may have different shapes due to device imperfections, etc. Thus, the uniform time spacing between output signals may best be achieved for the transitions of such signals. The term further includes the implementation of “substantially” uniform time spacing, which includes signals that may deviate slightly from the uniform spacing
20 applied. Moreover, it should be understood that the term “uniform” time spacing may refer to identical time-wise spacing of output signals, as well as any other standard or set relationship between individual output signals. Some implementations of other

“uniform” spacing may include, for example, specific relationships between one or all successive output signals (e.g., one time period being set at a rational fraction such as $3/5$ or $8/7$ of another time period, one time period being the sum/difference of several other time periods, etc.).

5 The modules described herein, particularly those illustrated in (or inherent from) Figs. 1-7, may be one or more components in various combinations. Although the modules are shown or described as physically separated components (e.g., delay comparator 60a, charge pump 60b, Fig. 6), it should be readily apparent that individual modules may be omitted, combined, or further separated into a variety of different
10 components, sharing different elements as required for the particular implementation of the embodiments disclosed herein. Accordingly, the invention is not limited by the description or drawings of this disclosure, but only by the appended claims.

What is claimed as new and desired to be protected by Letters Patent of the United States is:

1. A signaling device comprising:

a signal generator generating a plurality of output signals at a plurality of respective time intervals; and

a plurality of time interval control units regulating the respective time intervals of the plurality of output signals, wherein said plurality of time interval control units individually control the respective time intervals between the plurality of output signals so as to produce substantially uniform time spacing between each of the plurality of output signals.

2. The signaling device of claim 1, further comprising a plurality of output buffers respectively outputting a plurality of substantially uniformly time spaced channel signals based on respective ones of said plurality of time interval control units.

3. The signaling device of claim 2, wherein said signal generator further comprises a first plurality of delay cells respectively generating the plurality of output signals.

4. The signaling device of claim 3, wherein said plurality of time interval control units are a second plurality of delay cells used to delay respective ones of the

plurality of output signals based on a plurality of individual control signals respectively received by the second plurality of delay cells.

5 5. The signaling device of claim 4, further comprising a plurality of delay comparators, wherein each delay comparator receives predetermined ones of the plurality of channel signals output from said plurality of output buffers and produces respective ones of the individual controls signals received by the second plurality of delay cells.

10 6. The signaling device of claim 5, further comprising a plurality of charge pump units respectively coupled to said plurality of delay comparators, wherein each charge pump unit converts the individual control signals produced by said plurality of delay comparators into a compatible form used by the second plurality of delay cells.

15 7. The signaling device of claim 4, wherein said first plurality of delay cells are in a ring oscillator used in a phase locked loop (PLL)-based multi-phase clock generator system.

09656763-090700

8. The signaling device of claim 4, wherein said first plurality of delay cells are in a delay line used in a delay locked loop (DLL)-based system multi-phase clock generator system.

5 9. A time-interleaved architecture comprising:

a first set of delay cells arranged in series, wherein each of said first set of delay cells produces a delayed output signal; and

09656763 "090700
10 a second set of delay cells respectively coupled to ones of said first set of delay cells, each of said second set of delay cells receiving a delayed output signal produced by one of said first set of delay cells and outputting a channel output signal in response to the received delayed output signal;

wherein each of said second set of delay cells receives a unique control signal controlling the timing of the channel output signal output by each of said second set of delay cells.

15

10. The time-interleaved architecture as recited in claim 9, wherein a plurality of the unique control signals received by said second set of delay cells are based on unique combinations of the channel output signals output by said second set of delay cells, and wherein the unique control signals individually control the timing of the channel output signals so as to produce substantially uniform time spacing between transitions of the channel output signals.

20

11. The time-interleaved architecture as recited in claim 10, wherein a designated one of the unique control signals received by said second set of delay cells is aligned to an external reference clock.

5

12. The time-interleaved architecture as recited in claim 11, wherein the designated one of the unique control signals is output from a feedback loop in response to a designated one of the channel output signals output by one of said second set of delay cells.

10

13. The time-interleaved architecture as recited in claim 9, wherein each of said first set of delays cells is associated with at least two delay cells of said second set of delay cells.

15

14. The time-interleaved architecture as recited in claim 9, further comprising a set of output buffers, wherein each of said set of output buffers is respectively coupled to one of the delay cells in said second set of delay cells to buffer the channel output signal output by the one delay cell in said second set of delay cells.

15. The time-interleaved architecture as recited in claim 14, wherein the time-interleaved architecture is within an integrated electronic system permitting real-time calibration of the channel output signals output by said second set of delay cells.

5 16. A multi-phase clock generator system for generating a plurality of channel output signals for use in a multi-channel application, the multi-phase clock generator comprising:

 a phase detector receiving both a reference clock signal and a first channel output signal provided by a first channel of the multi-channel application, said phase
10 detector outputting directional control signals based on a comparison of output phases of the reference clock signal and the first channel output signal so as to align the first channel output signal with the reference clock signal;

 a charge pump providing an output in response to the directional control signals generated by said phase detector;

15 a loop filter providing a filtered main output control signal corresponding to the output provided by said charge pump;

 a first plurality of delay cells;

 a plurality of output buffers, wherein at least one output buffer is paired with a respective one of said first plurality of delay cells, said plurality of output buffers
20 respectively providing a plurality of channel output signals, including the first channel output signal;

a second plurality of delay cells, each coupled between one of said first plurality of delay cells and a paired one of said plurality of output buffers, wherein each of said plurality of delay cells receives an individual delay control signal to control delay of the cell in providing an output signal to its associated output buffer; and

5 a calibration loop, coupled to said second plurality of delay cells, wherein said calibration loop includes a plurality of delay comparators, each delay comparator respectively outputting individual delay control signals for respective ones of said second plurality of delay cells.

10 17. The multi-phase clock generator as recited in claim 16, wherein the individual delay control signal received by each of said second plurality of delay cells is distinct and independent of each other to allow independent control of the delay of each of said second plurality of delay cells.

15 18. The multi-phase clock generator as recited in claim 17, wherein said first plurality of delay cells form a ring oscillator.

19. The multi-phase clock generator as recited in claim 18, wherein said first plurality of delay cells form a delay line in a delay locked loop (DLL).

20

20. The multi-phase clock generator as recited in claim 19, wherein all but a reference one of said first plurality of delay cells receives as its input channel output signals from said plurality of output buffers, wherein the reference one of said first plurality of delay cells receiving as its input the reference clock signal.

5

21. The multi-phase clock generator as recited in claim 20, wherein each one of said plurality of delay comparators receiving as an input a different combination of the plurality of channel output signals output by said plurality of output buffers so as to provide simultaneous and independent control of the delay of each of said second plurality of delay cells.

10

22. A method of calibrating a plurality of channel output signals of a multi-phase clock generator having a first plurality of delay cells paired with at least one of a plurality of output buffers, and a second plurality of delay cells respectively receiving channel output signals from the first plurality of delay cells and outputting the channel output signals to respective ones of the plurality of output buffers, the method comprising the steps of:

15

phase aligning a first one of the plurality of channel output signals to an external reference clock; and

individually controlling respective ones of the second plurality of delay cells to individually delay output of the channel output signals to respective ones of the plurality of output buffers.

5 23. The method of calibrating as recited in claim 22, wherein said individually controlling step comprises the step of comparing combinations of channel output signals from the plurality of output buffers to provide each individual control of each of the second plurality of delay cells.

10 24. The method of calibrating as recited in claim 23, wherein said individually controlling step further comprises the step of comparing unique combinations of channel output signals from the plurality of output buffers to provide distinct voltage control signals for all but one of the second plurality of delay cells.

15 25. A method of providing a plurality of clock signals, the method comprising the steps of:

producing a series of delayed output signals; and

outputting a series of channel output signals in response to respective ones of the series of delayed output signals; and

individually controlling the output of each of the series of channel output signals to produce precise timing of each channel output signal output in said outputting step.

5 26. The method of providing a plurality of clock signals as recited in claim 25, wherein said individually controlling step involves individually controlling the output of each of the series of channel output signals to produce a series of uniformly spaced clock signals.

10 27. The method of providing a plurality of clock signals as recited in claim 25, wherein said individually controlling step aligns at least one of the channel output signals to a reference clock.

15 28. The method of providing a plurality of clock signals as recited in claim 27, wherein said individually controlling step aligns the at least one of the channel output signals to a reference clock using an output from a feedback loop comparing the at least one channel output signal and the reference clock signal.

007060" E929560

29. The method of providing a plurality of clock signals as recited in claim 26, wherein said individually controlling step controls the output of a plurality of the series of channel output signals based on different channel output signals.

5 30. The method of providing a plurality of clock signals as recited in claim 29, wherein said individually controlling step controls the output of each of the series of channel output signals based on different combinations of channel output signals.

09656763-090700

ABSTRACT

In accordance with a preferred embodiment, a time-interleaved (or multi-phase) architecture is provided having individual control of a plurality of output signals or phases. The time-interleaved architecture may be implemented using a first set of delay cells such as those in a ring oscillator or a delay line device receiving overall control of its output signals by a global control signal. The global control signal may be issued by a phase-locked loop, delay-locked loop, or other like structure. A second set of delay cells is provided to further delay the output signals produced by the first set of delay cells. The second set of delay cells are controlled by individual control signals uniquely calibrated in accordance with a preferred embodiment of the invention to provide uniform (or substantially) uniform time spacing between output signals.

09656763-090700
007060 " E9295960




Fig. 3




Fig. 4




Fig. 6




Fig. 5




Fig. 7




Fig. 8(b)




Fig. 8(a)

19000.0045/P045

As a below named inventor, I hereby declare that:

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

the specification of which (check one)

☐ was filed on _____
as United States Application No. or PCT International Application No. _____
and was amended on _____ (if applicable).

I acknowledge the duty to disclose to the United States Patent and Trademark Office all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

Prior Foreign Application(s)

(Number)	(Country)	(Filing Date)	<input type="checkbox"/>
(Number)	(Country)	(Filing Date)	<input type="checkbox"/>
(Number)	(Country)	(Filing Date)	<input type="checkbox"/>

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith:

Gary M. Hoffman, 26,411; Thomas J. D'Amico, 28,371; Donald A. Gregory, 28,954; James W. Brady Jr., 32,115; Jon D. Grossman, 32,699; Mark J. Thronson, 33,082; Jeremy A. Cubert, 40,399; Laurence E. Fisher, 37,131; Brian A. Lemm, 43,748; John F. Levis, 34,210; Gianni Minutoli, 41,198; Edwin Oh, P-45,319; Eric Oliver, 35,307; William E. Powell III, 39,803; Mark E. Strickland, 45,138 and Salvatore P. Tamburo, P-45,153.

Send Correspondence to:

Eric Oliver
Dickstein Shapiro Morin & Oshinsky LLP
2101 L Street NW
Washington, DC 20037-1526

Direct Telephone Calls to: (202) 785-9700

Full name of sole or first inventor Lin Wu	
Sole or first inventor's signature	Date
Residence Ames, Iowa	
Citizenship China	
Post Office Address 21A Schilleter Village Ames, IA 50010	

Full name of second inventor William C. Black	
Second inventor's signature	Date
Residence Ames, Iowa	
Citizenship United States of America	
Post Office Address 400 Pearson 533 193rd St. Ames, IA 50014 Ames, IA 50010	

Docket No.

19000.0045/P045

Declaration and Power of Attorney for Patent Application

English Language Declaration

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

APPARATUS FOR AND METHOD OF IMPLEMENTING TIME-INTERLEAVED ARCHITECTURE

the specification of which (check one)

☒ is attached hereto.

[] was filed on

as United States Application No. or PCT International Application No.

and was amended on _____ (if applicable).

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose to the United States Patent and Trademark Office all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d) or Section 365(b) of any foreign application(s) for patent or inventor's certificate, or Section 365(a) of any PCT international application which designated at least one country other than the United States, listed below and hereinafter identified below by checking the box any foreign application for patent or inventor's certificate or PCT international application having a filing date before that of the application on which priority is claimed.

Prior Foreign Application(s)

Priority Not
Claimed

(Number)

(Country)

(Filing Date)

1

{Number}

{Country}

(Filing Date)

7

(Number)

(Country)

(Filing Date)



Table 1. Demographic characteristics of the study population	
Age (years)	65.0 ± 10.0
Gender	
Male	50.0%
Female	50.0%
Education (years)	12.0 ± 2.0
Marital status	
Married	60.0%
Single	40.0%
Occupation	
Retired	70.0%
Working	30.0%
Income (USD/month)	1,500 ± 500
Health status	
Good	60.0%
Fair	40.0%
Poor	0.0%
Comorbidities	
Hypertension	30.0%
Diabetes	20.0%
Cholesterol	10.0%
Smoking status	
Smoker	10.0%
Non-smoker	90.0%
Alcohol consumption	
Regular	5.0%
Occasional	15.0%
Never	80.0%

Page 2

(Filing Date)

(Filing Date)

(Filing Date)

(Filing Date)

(Filing Date)

(Filing Date)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

[illegible]

PATENT Docket No.: I9000.0045/P045
Serial No.: Not Yet Assigned

Page 3

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith:

Gary M. Hoffman, 26,411; Thomas J. D'Amico, 28,371; Donald A. Gregory, 28,954; James W. Brady Jr., 32,115; Jon D. Grossman, 32,699; Mark J. Thronson, 33,082; Jeremy A. Cubert, 40,399; Laurence E. Fisher, 37,131; Brian A. Lemm, 43,748; John F. Lewis, 34,210; Gianni Minutoli, 41,198; Edwin Oh, P-45,319; Eric Oliver, 35,307; William E. Powell III, 39,803; Mark E. Strickland, 45,138 and Salvatore P. Tamburo, P-45,153.

Send Correspondence to:

Eric Oliver
Dickstein Shapiro Morin & Oshinsky LLP
2101 L Street NW
Washington, DC 20037-1526

Direct Telephone Calls to: (202) 785-9700

Full name of sole or first inventor	
Lin Wu	
Sole or first inventor's signature	Date
<i>Lin Wu</i>	09 06 00
Residence	
Ames, Iowa	
Citizenship China	
Post Office Address	
24A Schilleter Village ^{LW 09/06/00} → 2313 Senna Hills Ames, IA 50010 ^{LW} → Plano, TX 75025	

Full name of second inventor	
William C. Black	
Second inventor's signature	Date
Residence	
Ames, Iowa	
Citizenship United States of America	
Post Office Address	
400 Pearson Ames, IA 50014	

00/060" E9/95960